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ZIv RODUCTloN
This fi 1al report describes a lo;i power K N'D gate integrated circuit
employing thin film resistors and lateral p-n-p transistors. The work
was performed under contract from nASA George C. Marshall Space Flight
Center, Huntsville, Alabama.
The requirements for a low poser logic family for space  applications
has necessitated the development of a low pourer NAND gate. The NAND
gate is regoired to complement the WM 555 low paver flip flop.
A novel circuit with either active or resistor pull up has been
desi-ned to achie%e the low power dissipation. It features p-n-p-n
switching action and unity gain p-n-p and n-p-n transistors. The
circa-lt has been breadboarded, designed, fabricated, evaluated, and
delivered to NASA.
N
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rProblems
Low power operation creates many problems in integrated circuit
design. There are many trade-offs for achieving low power operation.
Gain at Low Power Operation
If the power dissipation of a circuit is to be reduced, either the vol-
tage or the current or both should be reduced. In either case, there is lower
limit below which, certain electrical-characteristics may be impaired. Among
' the important considerations are gain, speed and noise immunity.
The current gain of a thin base double-diffused transistor such as that
used in a functional block is essentially dependent on the emitter efficiency.
The main factors which reduce the emitter efficiency are the recombination
generation current at or near the surface of the emitter junction depletion
layer. Due to these undesirable recombinations, the current gain usually
drops off at low currents. Most circuits are designed for a minimum current
n
gain, therefore, there is a low limit of the operating d-c current. Ordinar-
ily, stable current gain usually is not useful in the nanoampere range of d-c
current.
Speed and Power. Dissi,12ation
The hybrid Tr equivalent circuit of a transistor is shown in Fig. 1. Note,
that there are capacitances existing between all the terrtrals; namely, diff-
usion capacitance and transition capacitance. The diffusion capacitance is
proportional to the d-c currents, because the stored charge is proportional
to the injected minority current.
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The transition capacitance is a function of the reverse'voltaoe and the
junction area. A smaller area.and a higher voltage gives a'smaller
capacitance.
Take the output b'e shunt branch of the equivalent circuit. The
L capacitance C b'e has a transition component CT, and diffusion component CD,
rt
which is proportional to the d-c emitter current IE c	 The resistive part
L
rble 2:: K2 /IE where K1 and K1 are constants.	 The
time constant presented
by the b'e branch is
(CT + 
K 
IE) K2 = C 
T 
K 
2
	 + K1K2
r
L I I 
1 The second term is constant, but the first term is inversely proportional
to IE . As I 	 is reduced, the time constant increases. Figure	 2	 shows
the rise time as a function of d-c emitter current..	 It may be
recalled that I 1 is proportional to the transit time which can be reduced
by reducing the base width. However, for loci power operation where the
first term is dominant, a reduction in K1 is not as important as a reduc-
tion in CT , When the base is driven from a current source, the time
required to charge the internal base to a potential v b ' e for turning on
the transistor depends on the time constant. At low currents where the
time constant is high, the rise and fall time are slow.
The other time constant of importance is that of the collector-base
capacitance CW c and the load resistance RL . Cb1c is a feedback element
and gives rise to the Miller effect.
N
-3-
f
i
1 For lots powecr operation, the value of RL is high to limit the d-c
collector current. For a saturated switching circuit such as DTL shown
in.Fig. _L, RL = VCC /IC . The value of C b1c is usually dominated by the
transition capacitance for modern diffused transistors and is, therefore,
not sensitive to the d-c collector current. The resultant C b , cRL time
constant increases inversely as the d-c current is reduced. This increase
in time constant reduces the speed of the transistor. If the collector supply
voltage is also reduced, 
CW 
c increases and the situation is aggravated.
The capacitance appearing between the collector and the ground has
a slowing-down effect. The collector cannot attain its final value
without charging up the capacitance. The charging and discharging times
depend on the RLC 
cc 
time constant. At low currents, the value of RL and,
hence, the time constant increase and the speed is reduced. Note, that
the effect of RL becomes increasingly important at low currents because
of Cb , c and CCe . Fig. 4_shows the frequency response at different values
Of RL of a conrnon emitter amplifier
From the foregoing fact, it is clear that the speed of a transistor
must deteriorate as power is reduced, Fig. 5 shows the propagation delay
of a typical DTL gate as a function of power dissipation. Note, the power
speed trade-off.
In an integrated circuit, there are additional stray capacitances as
illustrated in Fig; . There is the isolation junction which creates stray
capacitance such as 
Ciso' The interconnection of metal over 
oxide creates
stray MOS capacitance. All these stray capacitances add to the capacitance
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Ialready associated with the transistor. These stray capacitances serve
to increase the transition capacitance of the transistor. It was pointed
out that at low currents, the transition capacitance is dominant over
the diffusion capacitance, while the frequency response of the transistor
at moderate currents is more sensitive to the diffusion capacitance. For
low power operation, it is more important to reduce the transition and
stray capacitance than to reduce the diffusion capacitance or transit
time.
Output and Dissipation
When the output fanout capability is large, the dissipation usually increases.
For example in a conventional low level DTL (Diode Transistor Logic) NAND gate
as shown in Fig. 3, when all the inputs are at the "1" level.the output is
at the "0" level. The output current Iout drives the input of the following
stagos. If the input current I in is large and the number of fan-out,N, is large,
the output current capability must be large and a sufficiently large current
I B must be provided to drive the output transistor Q 1 into saturation. The
.,
following condition must be satisfied:
IB > Iout^ 
NI 
in
hfe hfe
A high I  means high 	 dissipation.
When any one of the inputs is at the "0" level, the output is at the
"1" level. The current through the input resistance now flows through which-
ever the diode is on. The current is not driving a following transistor but
merely dissipates power in the resistor R. This mode of operation is therefore
very inefficient. If during this state, the input current through the "on"
diode is minimized, n much more efficient mode of operation can be achieved.
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Noise .1mmuni.ty and Dissipation
In digital circuits, noise immunity is an important consideration.
Noise immunity is usually obtained by using vol age dropping resistance or
level setting diodes such as the DTL gate shown in Fib;. 3. Noise iimnunity
is defined as the difference between the input voltage required to turn on
the transistor and the "0" state output voltage^(saturation voltage Vsad.
By inserting the level setting diodes D 1 and D2 , the voltage at the node point
M must rise above the barrier voltage of D 1 . D2 and the base-emitter junction
of the transistor before the transistor can be turned on. The input voltage
must rise above a certain value before the input diode ceases to conduct.
The insertion of the level setting diode increases the input voltage level
by turning on the transistor by an amount equal to the diode voltage drop.
An increase in the turn-on voltage increases the supply voltage.
From the standpoint of noise immunity, the conventional DTL NAND gate
with two level setting diodes, though better than some other gates, is mar-
ginal in satisfying the specified requirement of 0.5 volt at the highest
operating temperature" of 12500. Thus
N.M. = 
WD - Vsat
where m is the number of level setting diodes. At the maximum temperature of
1250C, the turn-on voltage for a silicon junction may be as low as 0.3 volts.
Of the saturation voltage is in excess of 0.1 v., 
• 
the-noise margin becomes less
than 0.5 v.
If three level setting diodes are used, the noise immunity will be improved.
However, this can only be accomplished at the expense of power dissipation.
UM
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When the transistor is on, the current 
IBO 
through R is
1 B Vcc -mVD
 - VBIr
When one of the input diodes is on, the current IBl through R is
I	 Vcc VD - Vsat
B1 Q	 R
When the number of level setting diodes is increased, the value of R is
reduced for the same 
IBO 
of dissipati on, but the value of I Bl is increased
I	 Vcc - VD - Vsat	
I
B1	 Vcc - nND - VBB	 b0
An increase in IB1 means an increase in power dissipation
coin lementary operation (High level operation)
Wlien the load is capacitive, it is desirable that complementary output
be provided, because a low impedance path is provided both during the
charging and discharging of the capacitive load. This feature is convention-
ally furnished in a high level DTL NAND by using a phase inverter such as
Q2
 shown in Figure 7. -The phase inverter action is provided by flowing
a current through the resistor R2 into the base of when input is high. When
input is low and the base-emitter junction of Q2 is shunted it is,thus,
cutoff. If Q 1
 and Q3 are off and there is a d-c load at the output (such
as driving the "set" and "reset" terminals of Westinghou.;e WM 555 flip-
flop), current is again caused to flow in R 2 . Thus, there is dissipation in
R2 for either output state. If the current I2 is caused to flow only when
there is output current, the average dissipation can be reduced.
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Radiation rffects
Semiconductor-insulator structures are used in most active devices.
In space applications, they are subjected to various radiation environ-
ments such as high energy protons, neutrons, electrons, and Y-rays.
The principal effect of ionizing radiation on•silicon-silicon dioxide
structures is to increase the positive insulator charge density near the
interface. This effect shifts the characteristics of MOS devices toward
more negative values of gate voltage. These changes develop after relatively
lone exposures and are a serious limitation to the use of MOS active components
in space missions. These MOS devices should not be used for the present
purpose.
i
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TECHNICAL APPROAC'l
Requirements for Lora Power Operation
For low prnaer, high speed operation, the following conditions have
been satisfied;
a. Minimize standby (steady-state) dissipation.
b.. Eliminate power dissipation when no output current is delivered.
c. Reduce the input current to nearly zero so that the driving stage need
not supply any appreciable ..itput current.
d. Minimize the duty cycle of the period during which power is dissipated.
e. Maximize transient current during turn-on period.
f. Maximize transient current during turn-off period.
g. Minimize stray capacitance.
Items a, b, c and d are for reducing the steady-state dissipation and items
e, f, and g are for increasing the switching speed.
-8-
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Design of Low Dissi ation Integrated Circuits
The heat in a circuit ,tnay be generated either by the active components,
such as transistors, or the dissipative components, such as resistors. In
a saturated switching circuit, the transistor is operated as a switch which
has very little dissipation when either open or closed. In either case,
the major source of dissipation is likely to be the bias resistance. Dis-
sipation can be reduced by nonlinear resistance or proper choice of operation,
1. Nonlinear Resistance:
The role of resistance in a circuit is often to limit the current or
to furnish a high incremental impedance. Unfortunately, the resistance
function is accompanied by I 2
 
 
loss. The use of nonlinear resistance can
greatly reduce the dissipation for a given current limiting action or a
given incremental impedance. The reduction may be seen from the example
shown in Figure 8. It is desirable to hold the base current of a transistor
at I. The range or variation of the input characteristics (due to teap era-
ture, loading, aging and variation from unit to unit, etc.) is shown as a
shaded area. Let the allowable deviation in current be AI, If a linear
resistance R is used to hold the current within the desired limit, the res-
istance R is used to hold the current within the desired limit, the required
biased voltage is (V R (+IR) and the dissipation is the resistance VRI. On
the other hand, for a nonlinear resistance having a characteristic represented
by the dotted curve, the required voltage is reduced to V NR and the dissip-
ation in the nonlinear resistance is reduced to VNRI.
c
' I
I% M
If the resistance is used as an a-c"load resistance, the incremental
impedance r is the slope—,%V/.%I. For linear resistance, the incremental
resistance is much higher than the d-c resistance (R - V/I). Thus, for
the same incremental impedance, the nonlinear resistance had a much lower
dissipation. Different kinds of semiconductor nonlinear resistance include
transistor. and FRTS. They cLn all be used to reduce dissipation. From the
standpoint of compatibility, the complementary p-n-p transistor is most
suitable.
The low pov er operation of Pny conventional single-ended logic circuit
is usually done by increasing the load resistance. This scheme, however,
is not compatible with speed. The load resistance can be replaced with a
complementary transitor as shown in Figure 9. The inputs to the p-n-p
transistor is "ON", the p-n-p transistor is "OFF". There are a number of
advantages in this scheme. (i) During the transient period, the output
capacitance is charged through the p-n-p transistor and discharged through
the n-p-n transistor. Heavy transient currents are supplied during both
the charging and discharging period of the load capacitance, thus reducing
the switching time. (ii) The steady state d-c current is very small because
there is no return path for the collector current through the other transistor.
(iii) The output voltage swing can approach the ground at the "0" state and
approach the pus-Itive supply voltage at the "1" state. Thus, a lower su?ply
voltage may be used.
1
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r2.Speed-up Capacitor:
In switching circuits, the riiajor trade-off for loo dissipation and
noise immunity is speed. Current is required to charge and discharge the
capacitance during the transient period. However, in most switching circuits,
the transient current is supplied from a current source and the current is
not removed during the steady-state condition. Actually, during the st -2ady-
state, there is really no need for the current.
To achieve low power dissipation, the various capacitances in a
functional block should be minimized. The ideal circuit should have high
transient power and zero standby power. The transient power should be
supplied through a very lots impedance to reduce.the time constant.
.Tile most straight forward scheme for limiting the steady-state
current but increasing the transient current, is to use a resistance
shunted with a capacitor as shown in the inverter circuit in Fig. 10.
The steady-state base current is determined by R B . The capacitor, C
speeds up the vransieiic response by supplying a heavy amount of charge
during the switching period. In a similar manner, the IYIL circuit shown
in Fig. 3 has level setting diodes inserted in series with the base to
limit the steady-state d-c current; although, during the transient period,
the charges stored in the diodes can speed up the transient response. These
two circuits, however, require high load resistance fur low power operation
and higher input voltage to accomodate the voltage drop in the resistance
or the diodes. The higher load resistance increases the time constants at
the output circuit. The higher input voltage increases the charge across
the input capacitance. Both factors decrease the switching speed.
-11-	 -	 -
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Low • Dissipation NAND Cnte
1. Basic Circuit:
The basic lo:a dissipation circuit is a NAND gate shown in Fig. 11 which
performs a logic function of F = A • B • C where A, B and C are the inputs and
F is the output. The circuit includes a p-n-p transistor Q 4 ,an n-•p-n tran-
sistor Q V and a number of input and level setting diodes. This circuit is
similar to a diode-transistor NAND gate except that the constant current
resistance is now replacPO by a U-n-p transistor. If any of the inputs is
''zero", the voltage at point M will follow the input through the diode, thus
cutting off the transistors Q land Q4 and the output voltage level will assume
thy, supply voltage V+. During this period, while both transistors Q1 and Q4
are nonconducting, no current will be delivered by the power supply and;
therefore, the paoe-r dissipation is zero only. When all the inputs are
all the input diodes are blocked and transistors Q 1 and Q4 will turn on as a
p-n-p-n switch. The switching condition of the four-layer structure switch
can be easily achieved as long as the common-emitter forward current ampli-
fication factors 
hFEI 
and hFE4 of these two transistors Q 1 and Q4 satisfy the
	 I
follcr,,Jng equation:
hFE1	 hFF4 )1
The transistor Q 1 has a large base current and small ^olle.ctor current since
they are the collector and base currents of transistor 14 respectively;
therefore, the output voltage level is close to ground.
-12-	 - _=
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For high noise in-ariinity, the circuit shown in Fig. 11 can be modified
by adding two i:orc level setting diodes as sho^,in in Figure 12.
2. Current Limiting
In order to minimize the dissipation, the current must be limited.
Current can be limited by inserting resistance R is series with the emitter
of the p-n-p transistor Q4 . However, the voltage drop in this resistor is
effectively reducing the supply voltage. When three level setting diodes
are used, the voltage drop V  across R is
V 	 VCC -mV
D
 -V BE
When the junction voltage drops VD and VBE change with temperature or when
the supply voltage VCC changes the current through R may undergo wide
fluctuations. The current may be too low to effect fast switching speed
at lo%a temperatures and may be too high to cause excessive dissipation at
high temperatures.
A novel scheme for limiting the current can be achieved by using a
unity current gain transistor shoton in Fig.13. The scheme employs another
identical transistor Q4 with base-collector connected shorted as a diode
across Q4 . Since the base-emitter voltage.of Q4 and Q4 ' are the same, the
collector currents I c4 and I C4 ' are the same. If the current gain of these
transistors are substantially greater than unity, the input current to the
composite transistor is equal to I c4 ' and the output current is equal to-
Ic4 . Hence, the current gain is equal to unity. Fy usin; this constant
gain transistor, a supply voltage as low as 3 volts ( mV D - VBE} may be
used with three level setting diodes.
-13-
I-'With this circuit, all the conditions a,b,c,d,e for low power
dissipation enumerated except f and g are satisfied. In addition to the
advantage of low power dissipation; the circuit also has a large fan-out
capability. The reason is that the steady-state input current to the
logic gate is zero at either state. Consequently, the limitation to the
number of fan-outs is speed, because the fan-outs place stray capacitance
fit the output.
3. Complementary Output
0
This basic circuit shown in Fig. 11, however, suffers from the draw-
back that the turn-off time is slow due to the lack of heavy transient
current during the turn-off period.
One solution to the speed problem is to provide a complementary output
by using another p-n-p transistor Q 2 , as shoran in Fig. 9, This transistor isL
turned on when the output n-p-n transistor Q  is turned off. An in-phase
input should be applied, since the phase inversion is inherent with com-
plementary transistors. As pointed out earlier, a phase inverter draws
'	 current through the base-emitter shunt resistor whether forward biasing or
reverse-biasing the transistor. With complementary transistors, only one of
the two complementary transistors draws current and hence the power dissipation
L
is reduced.
Fig.14 shows a scheme which provides the base current for the p-n-p tran-
sistor Q2 . An auxiliary transistor Q 5 is connected between the common node
11 slid the base of Q2 . The base is connected to a tap in R 1 0 When all the
inputs nre at the "1" level, the base of Q 5 assumes a potential lower than
the ewit-ter and cuts off. Q5 . When any one of the inputs is at "0" level,
-14-
9the node potential at M drops below that at the base of Q 5 and turns on
Q'5 causing base current of Q 2 to flow. Q5 also serves as the action for
starting the regenerative p-n-p-n switching action when all the inputs
are at the "1" state. Once point M becomes unclamped by the input diode,
the forward biased junctions 
of Q4 and Q5 force a current to flow into the
base of Q1 through the level setting diodes and regeneration takes place.
r
4. Speed-up Capacitors:
A solution for decreasing the turn-off time is to provide a speed-up
mechanism. The speed up mechanism provides a low impedance charging path
during the turn-off time. Charging current is provided only during the
transient period. No steady state current need be supplied. This require-
ment is satisfied by-the capacitors C 1 , C2 , C3.
5. The resistor diode combinations shunting the base emitters of
Q2' Q6 and Q1 serve two functions, D4 , D59 D6 maintain constant current
gain over the desired temperature range. R 3 , R4 , and R5 are used to bleed
the collector-base cutoff. currents (I CBO) for high temperature operation.
In addition the offset diode D 3 is changed to transistor Q 5 , The
collector of Q6 is connected to the base 
of:
 Q7 to speed up the turn off
of Q 7 . Transistor Q7 increases the gain of transistor Q2 to provide a
high output current when the output is at the "1" state.
1. Lateral Structures
Figure 15 shows a lateral p-n-p transistor which is fabricated
simultaneously with the n-p-n transistor in a conventional functional
o substrate . = -- =-block. An n-type epita:^lal layer is grown on top of a p-type 
-15-
P-type barriers are diffused thr.ou h the n-type epitaxial layer to provide
isolation, During the p-type base dif.fusi.onof the n-p-n transistor, two
p-type regions ph
 and p c
 at close distance are selectively diffused.
These two regions form the emitter and collector of a p-n-p transistor
and the n ,
 type spacing between these tvo regions serves as the base.
The basic geometry of Figure15 may be modified to obtain a high
current gain. For instance, a concentric configuration as sho p-m in
Figure 16 is more favorable. The emitter is in the center and the
collector surrounds the emitter as much as possible to collect the injected
carriers from the emitter.
The current gain of the p-n-p transistor can further be increased by
amplifying with an n-p-n transistor as shown in Figure 17, C, R and F
denote the equivalent collector, base and emitter of the composite transitor
respectively. Current gain can be also increased by providing a heavily
doped emitter region thereby improving the emitter efficiency, The buried
layer (floating collector) for the lateral p-n-p is also critical. A
highly doped floating collector results in out diffusion and subsequent
deterioration of transistor performance. A lightly doped floating
collector, however, causes a large component of injected current to be lost
to the substrate, Clearly a co-rnpromi.se is required, Floating collector
concentration was chosen to provide a reasonable barrier against vertical
injection while providing a minimum of out diffusion.
-16-
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2. Radiation Results:
To simulate the radiation conditions at the lover edge of the Var,
Allen Pelt, six each of the n-p-n transistors and lateral p-n-p transistors
were exposed to a cobalt 60 source, The results are shown in Table I.
The value before and after radiation of the vertical. n-p-n and lateral p-n-p
collector current for a range of emitter currents were compared. This para-
meter (fon,ard current transfer) experienced a small shift downward, not
enough to i.nrpair the operation of either type transistor. Also, it is
safe to assume that the PIT and MIN transistors function normally while in
the 1.9 x 10 5
 rails/hr radiation flux.
3. Provision for Different Outputs
While the foregoin- discussions are centered around an NAND having
active p-n-p transistor pull-up output, provisions are made to obtain a
resistor pull-up output as specified, The connections are also shown in
Figure 18. The collectors can be tied to a common mode for OR logic
function.
Alternatively the resistive load is not connected and an extended
input terminal is provided to increase the fan-in,
4, Capacitor:
Junction capacitors are used for C1 , C2 and Cg , since junction capa-
citros can give a high ce? acitance-per unit area, approximately 1 pfd per
square aril, than the 1 1 0- type. • For low series resistance and high capa-
citance per unit area, the capacitive junction is formed by diffusing an
n+ layer into a p+ region as shown in Figure 19. The p+ region is also
-17-	 M
t^i
i
r
t
a diffused layer through the n-type epi.t:axial layer, The diffusion
of the p+ layer is stopped by a subdif'fused n-1- region underneath the
n-type eptiaxial layer.
5. Resistor
The moderate value resistor. R 3 and R4 are made with the p-type base
layer diffusion. The high value resistors R 1 , Rl ' and R2 are tantalum
•	 thin film resistors sputtering on the oxide surface. The resistivity is
approximately 3000 ohms per square which is more than one order of
magnitude higher than the single diffused p-layer,
The thin film process is compatible with silicon integrated circuit
technology. Tantalum has been selected as a material which can be used
to fabricate both a resistor and a capacitor. Tantalum offers a wide
range of sheet resistivities from 25-10,000 	 which are easily achieved
by varying sputterin;.paramdters. Sputtered tantalum offers additional
properties of good edhension to oxide, ohmic contact to aluminum and Au
and good uniformity across a wafer.
1
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Breadboard Analysis
•	 A breadboard was constructed to evnluate the circuit performance
of the Iow pcn;er NAND gate. Complete characterization wus not possible
since breadboard designs function differently from the integrated circuit
versions. In particular., breadboard gttempts to find matched transistors
which track well_ over a temperature range ruet with no success. In the
logic circuit the matched transistors are used in the unity gain tran-
sistors Q4
 and Q4 ' And Q5 and QS '. The matching of Q4 and Q4 ' determines
to some extent the d.c. dissipation of the gate. In contrast, batch
fabrication of integrated circuits have built-in matching and hence the
required dissipation,
Similar examples can . be cited for discrete resistor performance as
compared with tantalum thin film resistors.
In spite of these difficulties, extensive data was collected on the
breadboard version.
r
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The Tntogratcd Low Power NAND Gate
The Low Power NAND Gate has been produced in Integrated form. Five
engineering lots of the gate have been produced for evaluation and samj^les.
The die consists of two MND gates fabricated on the same chip. The dimensions
are 82 mils by 117 mils. Thera are two intercon.:iction patters available. One
permits resistor pull-up for a "collector OR" or complementary output. The
other hac complementary output with an extended input. The device is packaged
in a 14-lead "Flat Pak" (Figure 20) .
The wafer has several test pattern structures which permit probing
of such devices as unity gain pnp structure, unity gain npn structure, diodes,
and thin film resistors. These structures are useful in processing for "fine
tuning" transistor gains and tantalum thin film resistor stabilization. Conven-
tional integrated circuit processing is used to fabricate the gate with the one
addition of thin film resistors deposited on the surface of the die.
I	 =:L
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! I	 Analysis of Data
,
Data has been taken on several groups of devices processed in
different lots. The data which will be discussed is taken from the de-
vices which were delivered as partial fulfillment of the contract. The
data includes D.C. measurernents as well as A.C. performance,
Figure 21 shows the curve tracer display of a typical. NPN
transistor. characteristic. Incremental betas at 1µa/step applied to the
base typically exceed 100. Figure 22 shows a PNP display. For this lateral.
structure gains of 5 to 15 are achieved with 1µa/step currents applied at
the base. Gains of the PNP and NPN structures are required to be high in
order to provide-the required output drive capability. For example, 5 µIA
applied at the base of Q2
 is required to provide lma to dr i ve a load at
• pin 1. This requires a composite gain for Q2 and Q
7
 of 200 over the entire
temperature range.
The D.C. dissipation of the gate has varied considerably from run
to run. This particular group of devices exhibits D.C. dissipation in the
ranr, e of 200 to 1000 pwatts. Previous runs which are more characteristic
ranged from 100 - 300 pwatts. This group of devices exhibits leakage which
is visible from the family display of the NPN transistor in Figure
Another parameter of concern in the gate operation is sinking
current or current delivered to the load. For proper opera*ion 1 ma current
should be available at the output. In general the devices have not succeeded
in achieving the desired current level at the output. 'Typical current sinking
.
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This range of values, is far wider than expected. It is unfortunate
that these-devices received thin filr.! processing in a different area than
previous runs. The sputtering equipment in the area where these devices were
fabri.catecl is not capable of maintaining the required sputtering conditions
for high uniformio	 At the time the runs were made this problem was unknown.
It is believed that this wide spread ,in resistance is not inherent
with tantalum thin film resistance. Previous word: with NASA in the RC servo
filter showed that tanL.tlum thin film resistance in the 2000-3000 ohms/square
'of sheet resistivity can be controlled to within + 20%. Unfortunately, due
to time limitation and the disruption of work resulting frora the shutdown of
Westinghouse Molecular Electronics Division, the thin-film resistance did not
fulfill our expectations.
The A.C. performance of gate has been evaluated (Figure 25).
TON for the gate is typically .03 µs while TOFF is 1.50 u,s. The long TOFF
results in poor high frequency Performance. As a result, operation of the
gate above 100 KHz is not feasible. 
TOFF 
is long because the low power
circuit cannot provide adequate current required for rapid switching. The
various stray capacitances of the circuit are believed to be responsible
for the slow snitching characteristics.
s
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Original Objectives
` 1. Package:	 Hermetic 1/2" x 1/4" or 1/4" or 1/8" Flat Pacic
2. Operating Temperature Range:	 55 0C to 1250C
3. Power Source:	 4.5V DC + .5 Volt
4. Power Consumption:	 100 microwatts per gate
5. Input Loading:	 Ten gates shall not overload one Westinghouse
. WS-555 (one Unit load)
6. Fan-out:	 Ten unit loads
7. Noise Immunity:	 Minimum of .5 volt with fan-out of 10 over
temperature range -55 oC to 125oC
8. Radiation:	 The NAND gate shall be tested by exposure to both
gamma and fast neutron radiation.
Gamma:	 l x 10 
g 
to 1 x 10	 ERGS g
Fast Neutron:	 5 x 10 11 to 5 x 10 15 NCM 2 (E > 1 MEV)
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i
'	 cap.ibil.itics range from 100 to 800 uA. The inability to sink 1 ma current
can be related to,coiTosite transistor gains less than 200 and inaccurate
resistor-values. The high value tantalum resistors are believed responsibleg	 P
for this variation in the devices tested. 	 The resistor R1 and R2 control
^. the base current available to Q2 by the action of the unity gain transistor
Q5 and Q5 .	 The tantalum resistor process for these devices was out of
control resulting in wide variation in both --^sistor values and base current
of Q2	 (Figure 14).
To determine why the gate exhibits a wide variation in output
current, a series of measurements were made.
Since the unity gain devices in the circuit regulate current
flow, measurements were made on these devices to determine the variations
from unity gain.	 both the PNP and NPN unity gain transistors were examined.
In Figure 23 the unity gain NPN structure is displayed. The family of
curves shows a gain very close to 1.
	 The PNP composite transistor shows
a characteristic gain of between 1 and 2 with a few micro-amps applied
at the base.	 The PNP characteristic is shown in Figure 24.	 The gains
r	 ^ achieved with the unity g
N
ain structures are considered satisfactory for
this application.
Measurements were also made from Vcc to the node to determine
iactual values for the sum of R 1 and R1 and can be determined by measuring
the current from Vcc to the node. The values measured had typical values
of 150 Kchm to 1500 Kohm while the design value is 870 Kohm.
% M
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NPN Transistor
Vertical: .2 ma /cm
Horizontal: .5 volts/cm
IB /step = .001 ma
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PNP Transistor
Vertical: .01 ma/cm
Horizontal: 2 volts/cm
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Unity Gain NPN Transistor
I 
= .01 ma/cm
v 
= .02 volts/cm
IB /step = .01 ma
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